Skip to main content
guest
Join
|
Help
|
Sign In
chessprogramming
Home
guest
|
Join
|
Help
|
Sign In
Wiki Home
Recent Changes
Pages and Files
Members
Home
Basics
Getting Started
Board Representation
Search
Evaluation
Principle Topics
Chess
Programming
Artificial Intelligence
Knowledge
Learning
Testing
Tuning
User Interface
Protocols
Dictionary
Lists
Arts
Cartoons
CC Forums
Conferences
Dedicated CC
Engines
Games
Hardware
History
Organizations
Papers
People
Periodical
Samples
Software
Timeline
Tournaments and Matches
Videos
Misc
Acknowledgments
On New Pages
Recommended Reading
Wikispaces Help
6800
Edit
0
10
…
2
Tags
dieshot
hardware
Notify
RSS
Backlinks
Source
Print
Export (PDF)
Home
*
Hardware
* 6800
The
6800
(M6800) was an 8-bit
microprocessor
designed and marketed by
Motorola
in 1974, with an architecture and
orthogonal instruction set
influenced by
Digital Equipment Corporation
PDP-11
. Opposed to
Intel's
8080
and
MOS Technology
6502
, the 6800 was a
big-endian
machine, concerning the byte-order of 16-bit
words
in memory.
Motorola 6800 die
[1]
Table of Contents
Architecture
See also
Manuals
External Links
6800
6800 Controller
References
What links here?
Architecture
The 6800 had two
accumulators
and a 16-bit
index register
,
stack
- and instruction pointer. The
direct addressing mode
allowed fast access the first 256
bytes
of
memory
.
MC6800 registers and I/O lines
[2]
See also
6502
68000
8080
Z80
Manuals
[3]
M6800 Microprocessor Applications Manual
M6800 Programming Reference Manual
External Links
6800
Motorola 6800 from Wikipedia
Motorola 6809 from Wikipedia
Motorola 6800 Oral History Panel
from
The Computer History Museum
6800 microprocessor
from
The Computer History Museum
6800 MICROPROCESSOR Instruction Set Summar
6800 Instruction Set
Motorola 6800 microprocessor architecture
from
CPU-World: Microprocessor news, benchmarks, information and pictures
Motorola M6800 Microprocessor History
6800 Basics
6800 Controller
Motorola 68HC05 from Wikipedia
Freescale 68HC08 from Wikipedia
Hitachi HD6301 from Wikipedia.de
(German)
[4]
[5]
References
^
Motorola 6800
from
visual6502.org
^
Motorola 6800 from Wikipedia
^
Manuals hosted by the
Internet Archive
^
HD6301Y0 Datasheet(PDF) - Hitachi Semiconductor
^
Hitachi HD6301V1
from
Schachcomputer.info Wiki
What links here?
Page
Date Edited
6502
Dec 25, 2017
6800
Jun 23, 2017
68000
Jun 7, 2016
8080
Sep 3, 2017
ACM 1978
Dec 23, 2017
CXG Sensor Computachess
Jun 23, 2017
CXG Sphinx
Jun 23, 2017
CXG Star Chess
Jun 23, 2017
DOCCC 1981
Nov 14, 2015
DOCCC 1983
Nov 13, 2015
DOCCC 1985
Dec 9, 2016
Enterprise
Jun 23, 2017
Fidelity Electronics
Dec 1, 2017
Hardware
Jan 20, 2018
Harm Geert Muller
Mar 31, 2018
Ira Baxter
Dec 22, 2017
Lars Karlsson
Jan 8, 2016
LogiChess
Jun 23, 2017
Mephisto Europa
Jun 23, 2017
Mike
Jan 8, 2016
Mike Johnson
Jan 7, 2016
PCW-MCC 1978
Dec 9, 2012
PDP-11
Jan 5, 2016
SciSys Leonardo
Jun 23, 2017
SD Chess
Dec 22, 2017
Usurpator
Jul 30, 2017
WCCC 1986
Jul 27, 2017
Z80
Dec 25, 2017
Up one Level
Javascript Required
You need to enable Javascript in your browser to edit pages.
help on how to format text
Turn off "Getting Started"
Home
...
Loading...
Table of Contents
Architecture
The 6800 had two accumulators and a 16-bit index register, stack- and instruction pointer. The direct addressing mode allowed fast access the first 256 bytes of memory.See also
Manuals
[3]External Links
6800
6800 Controller
References
What links here?
Up one Level